

HIGH POWER, WIDE BANDWIDTH OPERATIONAL AMPLIFIER

FIELD OF THE INVENTION

[0001] The present invention relates in general to communication systems and components therefor, and is particularly directed to a new and improved, multiple control loop-based high power operational amplifier 5 architecture, that has particular utility in digital code modulation amplification applications.

BACKGROUND OF THE INVENTION

[0002] Spectral regrowth is a common problem in present 10 day transmitters employed for digital modulation applications, which may operate at a relatively high peak to average power ratio on the order of 8-10 dB. In high power communication systems, this can place a very high demand on a transmitter which is designed to 15 provide an output power on the order of 40 watts. Over the past decade a number of techniques have been pursued in an effort to reduce this peak to average ratio. One approach, known as feed-forward cancellation, installs

an auxiliary amplifier in a feed-forward cancellation loop in an effort to remove intermodulation distortion produces (IMDs) generated in the main power amplifier. Practice has shown that this type of distortion 5 cancellation scheme has reached its practical limits since the correction amplifier has to be high power to maintain good linearity.

[0003] An alternative approach, known as predistortion, inserts a predistorting vector modulator in the input 10 path to the main power amplifier, the predistorting vector modulator operating on the AM/AM and AM/PM properties of the power amplifier. Under high load conditions the AM/AM and AM/PM properties change dynamically with variations in input power. Further 15 enhancements for predistortion techniques may include some form of feedback to minimize the AM/AM and AM/PM effects. Despite these improvements, the power amplifier's operating condition is not optimal for power added efficiency. This burdens the power amplifier's 20 output power requirement.

[0004] A new approach involves operating the transmitter amplifier at saturation and using polar modulation, with phase information is imparted to the transmitter input, and amplitude modulation imparted to the drain of the 25 amplifier's output (field effect) transistor. This serves to align the amplitude and phase components, and restore the composite digital signal at the amplifier output. Unfortunately, applications in which amplitude modulators have been employed to date have been limited

to constant envelope signals. The evolution for high bandwidth and high power high linearity video amplifiers have prevented the use of this technique. For decades, the telecommunication industry has been focus on handset 5 technology for low power and low voltage devices based on CMOS process. Recent advancements for DSL, ADSL, ADSL+, devices has evolved higher voltage and higher bandwidth devices using BiCMOS process. These devices still falter for base station applications where the 10 output voltage and output power is too low. It will be readily appreciated, therefore, that there is currently a need for a high power wide bandwidth amplitude modulator, particularly one that is capable of driving complex loads without suffering from phase margin 15 degradation.

SUMMARY OF THE INVENTION

[0005] To meet this need, the present invention is directed to a multi-feedback loop operational amplifier 20 architecture, comprised of a set of three control loops, which are combined via a voltage-follower-configured field effect transistor output stage. The first control loop serves as an instantaneous main amplification path of the amplifier and provides positive feedback-based 25 V_{gs} correction of voltage-follower configured output field effect transistor. In order to compensate for the V_{gs} offset component, the first control loop extracts the V_{gs} offset and feeds the extracted V_{gs} offset over a positive feedback path to a signal summer at the input

of the main amplification path. As a result of this V_{GS} extraction and positive feedback operation, the signal at the output of the voltage follower corresponds exactly to the signal applied to the gate of the output 5 field effect transistor, but without the effect of V_{GS} offset voltage.

[0006] Although the positive feedback path of the first control loop serves to compensate for the V_{GS} offset, it is not perfect, due to hole trapping and electron 10 migration in the field effect transistor, which factors tend to build up charge and produce errors in its V_{GS} component. The effects of these errors are best described as amplifier drooping and peaking which re-circulates through the feedback loop and mask itself as 15 a cyclic oscillatory condition. Absolute error correction is through the use of additional loops. The second and third loops correct for these errors through respective 'slow' and 'fast' time zone correction paths. In particular, the second control loop, which has a 20 bandwidth considerably lower than the first and third loops corrects for long term drift errors, while the third control loop, which has a bandwidth that overlaps the bandwidth of the first control loop, compensates for ringing in the main amplification path.

25

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The single Figure is a diagrammatic illustration of a high power, wideband amplifier in accordance with a preferred embodiment of the invention.

DETAILED DESCRIPTION

[0008] Before describing in detail the high power wideband amplifier architecture of the present invention, it should be observed that the invention resides primarily in a prescribed modular arrangement of conventional communication circuits and components. In a practical implementation that facilitates its being packaged in a hardware-efficient configuration, this modular arrangement may be readily implemented as an application specific integrated circuit (ASIC) chip set. Consequently, the configuration of such arrangement of circuits and components and the manner in which they are interfaced with other communication equipment have been illustrated in the drawings by a readily understandable block diagram, which shows only those specific details that are pertinent to the present invention, so as not to obscure the disclosure with details which will be readily apparent to those skilled in the art having the benefit of the description herein. Thus, the block diagram illustration is primarily intended to show the major components of the invention in a convenient functional grouping, whereby the present invention may be more readily understood.

[0009] Attention is now directed to the single Figure, wherein a preferred, but non-limiting, embodiment of the present invention is diagrammatically illustrated as comprising an input port 11, to which a digital communication signal to be amplified by a prescribed

gain factor (e.g., $G=10$) is applied. Input port 11 is coupled to a set of three control loops 100, 200 and 300. The first control loop 100 serves as the effectively instantaneous main amplification path of the 5 amplifier and provides positive feedback-based V_{GS} correction of an output FET 160.

[00010] For this purpose control loop 100 has a first, non-inverting (+) input 111 of a first signal combiner 110 coupled to the input port 11. Signal combiner 110 10 has its output 115 coupled to a first amplification gain stage 120 having a transfer function multiplier $K_1/(1+A_1s)$, where $K_1 > 10^6$, and A_1 has a relatively high inverse bandwidth ratio, such as 1/200MHz. From a node 130, the output of gain stage 120 is fed back via a gain 15 factor stage 140 to a second, inverting (-) input 112 of the first signal combiner 110. As shown, for the present example of a gain of $G=10$, the gain factor stage 140 has a gain scaling factor of $K_{fb}=1/10$.

[00011] Node 130 is further coupled to a first input 151 20 of a second signal combiner 150, the output 153 of which is coupled to the gate 161 of a voltage follower-configured output field effect transistor (FET) stage 160, and to a first, inverting (-) input 171 of error stage 170. FET 160 has its drain 162 coupled to a 25 prescribed bias voltage and its source 163 coupled via a node 180 to a first input 401 of an output signal combiner 400. Node 180 is representative of the gate voltage of FET 160 minus a gate-source offset voltage component V_{GS} . In order to compensate for this V_{GS}

offset component, node 170 is further coupled to a second, non-inverting (+) input 172 of error stage 170, wherein the VGS offset is extracted from the signal applied to the FET's gate 161 and fed back over a 5 positive feedback path to a third, non-inverting (+) input 113 of signal combiner 110. As a result of this Vgs extraction and positive feedback operation, the signal at node 170 corresponds to the signal applied to the gate of the output FET 160, but without the effect 10 of Vgs offset voltage. Unfortunately, the removal of the Vgs component (which varies with load current) is not absolute, due to hole trapping and electron migration in the FET 160, which tend to build up charge and produce errors in its Vgs component. The second and third loops 15 200 and 300 correct for these errors through respective 'slow' and 'fast' time zone correction paths.

[00012] The slow control loop 200 corrects for long term drift errors (such as those associated with variation in semiconductor processing of the FET 160), and comprises 20 a signal combiner 210 to a first input 211 of which the input 11 is coupled. The signal combiner 210 is coupled to an operational amplifier gain stage 220 having a transfer function multiplier $K1/(1+A2s)$, where A2 has a relatively low inverse bandwidth ratio, e.g., on the 25 order of 1/10MHz, so that the slow control loop has a bandwidth on the order of decade lower than the first control loop. The output of gain stage 220 is coupled to a second, non-inverting (+) input 152 of signal combiner 150, which feeds the gate 161 of the FET stage, as

described above. In order to correct for long term drift, the composite out of signal combiner 400 is fed back through a gain factor scaling ($K_b=1/10$) stage 240 to the inverting (-) input 212 of signal combiner 210.

5 [00013] The fast correction loop 300 corrects for overshoot and undershoot in the main amplification path 100 and comprises a signal combiner 310 to a first input 311 of which the input 11 is coupled. The signal combiner 310 has its output 313 coupled to an 10 operational amplifier gain stage 320 having a transfer function multiplier $K_1/(1+A_3s)$, where A_3 has a relatively high inverse bandwidth ratio, e.g., on the order of 1/250MHz. From a node 330, the output of gain stage 320 is fed back via a gain factor ($K_b=10$) stage 15 340 to a second, inverting (-) input 312 of the signal combiner 310. Node 330 is further coupled to a second input 402 of output signal combiner 400.

[00014] As will be appreciated from the foregoing description, the desire for a high power wide bandwidth 20 amplitude modulator that is capable of driving complex loads without suffering from phase margin degradation is effectively realized by the multi-feedback loop operational amplifier architecture of the present invention. By combining three control loops feeding a 25 voltage-follower-configured field effect transistor output stage, the invention is not only able to perform instantaneous amplification of the input signal, but is able to compensate for the output transistor's V_{gs} offset component.

[00015] While I have shown and described an embodiment in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art, and I therefore do not wish to be limited to the details shown and described herein, but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art.